A PCB DFM-focused breakdown of the 14 most common design mistakes that reduce SMT yield—covering fiducials, tooling holes, panelization/V-score, tombstoning, via-in-pad, ICT test points, and solder mask rules—plus practical fixes to prevent defects before release.